Abstract|W e propose a linear complexity method to estimate robust path dela y fault coverage in digital circuits. W e adopt a path counting scheme for a true-value simulator that uses ags for each signal line. These ags determine the new path delay faults detected by the simulated vector pair. Experimental results are presented to show the eectiveness of the method in estimating path delay fault coverage.
I. INTRODUCTION
Two commonly used fault models are transition delay faults [5, 6, 10] , which represent delay defects at inputs and outputs of gates, and path delay faults [9] , which consider cumulative delays along combinational paths. The number of gate delay faults in a circuit is linearly proportional to the number of gates but the number of possible paths can be exponential making it impossible to enumerate all path delay faults in a large circuit. Still, many existing methods for computing fault coverage use some form of path enumeration. Storing of detected path delay faults [8] is also infeasible for the above reason.
Pomeranz and Reddy proposed a method [7] for computing path delay fault coverage with polynomial time complexity in the number of lines in the circuit. As the order of the polynomial is increased, better estimates are obtained at the expense of increased computation time, which is exponential in the limit, due to the addition of cutsets in the circuit. For example, consider the circuit in Figure 1 . W e will assume that path faults (R{2, 5, 7) and (R{ 1, 6, 8) have been detected earlier on separate test patterns.`R' indicates a rising transition on the primary input (PI) which is at the origin of the corresponding path. In the Pomeranz-Reddy zero-order approximation method [7] , the set of lines, 1, 2, 5, 6, 7, and 8, with respect to rising transitions, will be considered as old-lines as they have been part of a previously detected path fault. If a test pattern that detects the faults, (R{2, 6, 8) and (R{1, 5, 7), is now applied to the circuit, their method will not count these path faults as detected because both paths do not include a new line (line with the corresponding transition, which is not part of any previously detected path fault) in them. To reduce the error resulting in the fault coverage estimation, they add multiple cutsets to the circuit [7] . W e use an ecient technique to compute the number of new path faults detected by a v ector pair, which helps us in estimating the delay fault coverage for a test set. For every gate output in the circuit, we h a v e t wice as many ags as the number of inputs of the gate, which indicate whether or not each of those inputoutput pairs of signal lines have been included in a previously detected path fault. This information helps us to avoid the requirement that every detected path fault should include at least one line [7] that has not been included in any previously detected path fault 31 st ACM/IEEE Design Automation Conference ® Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying it is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission. © 1994 ACM 0-89791-653-0/94/0006 3.50 thus improving the approximation. We limit the complexity of our method to O(n) b y a v oiding the use of cutsets, where n is the number of lines in the circuit, as opposed to O(l k+1 ) for a kth order approximation involving subcircuits of l lines each [ 7 ] , which is exponential in the worst case. We present experimental results to demonstrate the eectiveness of our method.
II. ESTIMATION OF DELAY FAULT

COVERAGE
In a combinational circuit, a test pattern for a path fault essentially has two v ectors to initiate a signal transition at the origin of the path and to propagate it to a primary output. We consider the problem of determining the number of path faults tested independently of gate delays by a given vector pair.
A. Detected Path Data Collection
We use a thirteen-valued algebra for our simulation [4] , but the method can be adapted to use any other multi-valued logic algebra [2] . Each line in the circuit has a set of ags which indicates whether the line has been included in a previously detected path fault. For example, consider Figure 2 , where l and m are the inputs of an AND gate and o is the output. Line o has two sets of ags, S1 corresponding to rising transitions and S2 corresponding to falling transitions. The set S1 has two ags, which correspond to the two inputs of the AND gate. We need to compute two parameters for each line. Let new-lines(i) denote the number of newly detected path segments on which transitions propagate robustly between line i and a primary output (PO), for a given test pattern. Let old-lines(i) denote the number of path segments, between line i and a PO, which have been part of previously detected path faults. For every input of a gate which has a transition robustly propagated to a PO, the number of new path segments originating from it and ending at a PO is at least equal to the sum of the new path segments originating from the outputs of the gate and ending at POs. Note that new path segments represent those that have not been part of a previously detected path fault. In addition, if the input-output pair has not been part of a previously detected path fault for the corresponding transition, the old path segments originating from the gate output also add to the number of new path segments of the line under consideration. This information about the input-output pairs is maintained in the ags on each line. The ags corresponding to each input-output pair are updated when the outputs of a gate add to the number of new-lines of the corresponding input. The algorithm shown in Figure 3 computes the number of newly detected path faults after simulating the circuit for a test pattern. We only consider transitions that robustly propagate to the outputs. 15-17, has not been part of any previously detected path fault. After this computation, R-ag(17, 15) is set to 0 as shown. During the backward pass over the circuit, ags along signal lines which constitute a path eliminate the counting of path faults that have been detected before. The second test pattern detects three new faults: (F{5, 10, 14, 17), (F{5, 11, 15, 17), and (F{5, 10, 13, 16). It also detects one previously detected fault (see Figure 5 ). The third test pattern detects (F{6, 10, 14, 17), a new fault, along with two previously detected faults as shown in Figure 6 . The example clearly illustrates the use of the ags on every line in distinguishing the usage of a line with respect to all of the lines immediately preceding it. The zero-order approximation method [7] w ould not have detected the fault (F{6, 10, 14, 17) during the third test because each of the lines, 6, 10, 14, and 17, have been included in previously detected path faults. In practice, this error tends to be large and hence our method improves the approximation without adding any cutsets, limiting the complexity t o O ( n ).
B. Computing Fault Coverage
The number of path faults detected by a test set is computed as the sum of the number of new path faults detected by e v ery test. The total number of path faults can be determined in O(n) time, where n is the number of lines in the circuit. The number of path segments originating from each input of a gate to a PO is equal to the sum of the number of path segments originating from each gate output to a PO. For lines connected to POs, this number is set to one. In practice, the path fault counting can be done during one of the backward passes over the circuit. It should be noted that new path faults can be detected by tests even when they do not include any new lines. This is because the new line information is maintained only locally across each gate. For example, a gate input which is considered old with respect the gate output can be new with respect to a dierent line along the path being considered. Hence this path, which should actually be counted as detected, is not. Thus, the fault coverage estimate is always pessimistic, i.e., it is always equal to or lower than the actual fault coverage.
III. RESULTS
We consider the full-scan circuits of the ISCAS-89 benchmarks. To demonstrate the eectiveness of our method, we compared the results with those from an existing delay fault simulator [3] using the same set of vectors [1] . We also compared our coverages with the zero-order approximation method [7] . The execution times in Table 1 are for a SUN 4/280 workstation. The table shows robust coverages for path delay faults. Our coverages correlate well with the actual fault coverages reported for these vectors by Bose et al [3] . The speedup obtained will be even higher for larger circuits because the estimator has linear complexity o f O ( n ), whereas due to the possibility of exponential number of paths, the fault simulator can have exponential complexity o f O ( n 2 2 n ), where n is the number of gates in the circuit.
We omit the CPU times for the Pomeranz-Reddy method [7] as they were similar to our method, but there is a marked improvement in the accuracy of our coverage estimation. The memory requirements for both the methods were similar. The error columns in Table 1 indicate the error in the coverage estimation for both methods. The large error in the PomeranzReddy method is because of the requirement that every detected path fault should include at least one line that has not been included in any previously detected path fault, as explained earlier with the example of Figure 1 . Figure 7 gives the error in estimating fault coverages by the Pomeranz-Reddy method using zero-order approximation and our method and illus- We also conducted experiments on the circuits suggested by P omeranz and Reddy [7] . The basic block C 1 of the circuits is shown in Figure 8 . This block i s repeated a dierent n umber of times to obtain circuits of dierent sizes. The number of paths in a circuit C n , where the block is repeated n times is N (C n ) = N ( C n 0 1 ) 2 2 + 2. This simplies to N (C n ) = 3 2 2 n 0 2. We applied tests which detect every slow-to-rise and slow-to-fall path faults in the circuit. Table 2 shows the results. The number of blocks is given rst, followed by the number of tests applied. The fault coverages obtained by our method and the Pomeranz-Reddy method [7] had no error.
The tests were chosen in such a w a y that every test pattern detected path faults originating from dierent PIs. Hence, for every test pattern, the PIs that originated at the paths being tested were new lines and hence the Pomeranz-Reddy method worked correctly. But this is not always the case as we s a w for the benchmark circuits above and the improvement i n our method is very signicant.
IV. CONCLUSION
Our linear complexity method of estimating the coverage for path delay faults has good accuracy. W e compared our results with a fault simulator [3] to illustrate the dierence in their complexities. We also compared our results with a fault estimator [7] to illustrate the vast reduction in the error in estimating the coverage. Only full scan circuits were considered but the method can easily be extended to non-scan synchronous circuits. We are currently investigating methods to compute fault coverage with zero error without increasing the complexity of the proposed method.
